A Compiler Scheduling Framework For Minimizing Memory Requirements Of Multirate Dsp Systems Represented As Dataflow Graphs
نویسندگان
چکیده
menting other scheduling objectives, such as the minimization of buffering requirements, in a manner that is guaranteed not to interfere with code compaction goals. We have defined a class of SDF graphs called tightly interdependent graphs. Schedules for arbitrary SDF graphs can be constructed such that each block that is not contained in a tightly interdependent subgraph appears only once, and thus requires only one instance of its code block to appear in the target program. Our framework defines a broad class of scheduling algorithms that construct such schedules. Our observations suggest that the vast majority of practical SDF graphs do not contain any tightly interdependent subgraphs, and thus that our scheduling framework guarantees optimal program compactness for most cases. However, we are also investigating how to schedule general tightly interdependent subgraphs compactly. New techniques that are developed for tightly interdependent graphs can easily be incorporated within our scheduling framework, since the framework modularizes the scheduling of tightly interdependent subgraphs: the algorithm used to schedule tightly interdependent subgraphs, called the " tight interdependence algorithm " never interacts with other parts of the overall scheduling algorithm, and the tight interdependence algorithm completely determines the amount of program memory required for the tightly interdependent subgraphs.
منابع مشابه
Minimizing memory requirements for chain-structured synchronous dataflow programs
This paper addresses trade-offs between the minimization of program memory and data memory requirements in the compilation of dataflow programs for multirate signal processing. Our techniques are specific to the synchronous dataflow (SDF) model [6], which has been used extensively in software synthesis environments for DSP; see for example [7][8]. We focus on programs that are represented as ch...
متن کاملDataflow Integration and Simulation Techniques for DSP System Design Tools
Title of dissertation: DATAFLOW INTEGRATION AND SIMULATION TECHNIQUES FOR DSP SYSTEM DESIGN TOOLS Chia-Jui Hsu Doctor of Philosophy, 2007 Dissertation directed by: Professor Shuvra S. Bhattacharyya Department of Electrical and Computer Engineering System-level modeling, simulation, and synthesis using dataflow models of computation are widespread in electronic design automation (EDA) tools for ...
متن کاملGenerating Compact Code from Dataflow Specifications of Multirate Signal Processing Algorithms
Synchronous dataflow (SDF) semantics are well-suited to representing and compiling multirate signal processing algorithms. A key to this match is the ability to cleanly express iteration without overspecifying the execution order of computations, thereby allowing efficient schedules to be constructed. Due to limited program memory, it is often desirable to translate the iteration in an SDF grap...
متن کاملSystematic Exploration of Trade-Offs between Application Throughput and Hardware Resource Requirements in DSP Systems
Title of dissertation: SYSTEMATIC EXPLORATION OF TRADE-OFFS BETWEEN APPLICATION THROUGHPUT AND HARDWARE RESOURCE REQUIREMENTS IN DSP SYSTEMS Hojin Kee, Doctor of Philosophy, 2010 Dissertation directed by: Shuvra S. Bhattacharyya, Professor Department of Electrical and Computer Engineering, and Institute for Advanced Computer Studies Dataflow has been used extensively as an efficient model-of-co...
متن کاملJoint Minimization of Code and Data for Synchronous Dataflow Programs
In this paper, we formally develop techniques that minimize the memory requirements of a target program when synthesizing software from dataflow descriptions of multirate signal processing algorithms. The dataflow programming model that we consider is the synchronous dataflow (SDF) model [21], which has been used heavily in DSP design environments over the past several years. We first focus on ...
متن کامل